OKI Semiconductor MSM5205

ADPCM SPEECH SYNTHESIS LSI

TO CUSTOMERS FOR NEW CIRCUIT DESIGN

For a new circuit design, it is recommended to use the MSM6585 as described later. The MSM5205 has a 10-bit DA converter and does not have a built-in low-pass filter. On the other hand, the MSM6585 has a 12-bit DA

GENERAL DESCRIPTION

The MSM5205 is a speech synthesis integrated circuit which accepts Adaptive Differential Pulse Code Modulation (ADPCM) data. The circuit consists of synthesis stage which expands the 3- or 4-bit ADPCM data to 12-bit Pulse Code Modulation (PCM) data and a D/ A stage which reproduces analog signals from the PCM data. converter and includes a -40dB/oct low-pass filter. The sampling frequency can also be selected up to 32kHz. Therefore, the MSM6585 can realize a high quality voice.

The MSM5205 is fabricated using Oki's advanced CMOS process which enables lowpower consumption. The single power supply requirement and its availability in 18-pin molded DIP allow the MSM5205 to be ideally suited for various applications.

FEATURES

- 3 or 4-bit ADPCM system
- On-chip 10-bit D/A converter
- Low power consumption (10 mW typical)
- Single +5V supply

BLOCK DIAGRAM

- Wide operating temperature (Ta = -30°C ~ +70°C)
- 18-pin Plastic DIP (DIP 18-P-300)



6724240 0016232 506 I

PIN CINFIGURATION



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Ratings	Unit
Power supply voltage	VDD	T _a = 25°C	-0.3 ~ +7.0	v
Input voltage	V _{IN}	T _a = 25°C	-0.3 ~ VDD	v
Power dissipation	PD	T _a = 25°C	200 max	mW
Storage temperature	T _{stg}	-	-55 ~ + 150	3 °

Note: Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS

Parameter	Symbol	Conditions	Ratings	Unit
Power supply voltage	VDD	-	+3 ~ +6	v
Operating temperature	Тор	-	-30 ~ +70	°C
Oscillator Frequency	fosc	Specified Oscillator	384 ~ 768	kHz

6724240 0016233 442 🔳

D.C./A.C. CHARACTERISTICS

(VDD = $5V\pm5\%$; Ta = $-30^{\circ}C \sim +70^{\circ}C$, unless otherwise noted)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input High Voltage	ViH	All inputs except T ₁ , T ₂	4.2	-	VDD+0.3	v
Input Low Voltage	ViL	All inputs except T_1 , T_2	V _{SS} -0.3	-	0.8	v
Input High Current	lan	V _{IN} = VDD	-	-	1	μA
Input Low Current	կլ	V _{iN} = 0V	-	-	-1	μA
Output High Current	I _{он}	\overline{VCK} pin: V ₀ = 4.2V	-50	-	-	μA
Output Low Current	loL	\overrightarrow{VCK} pin: V ₀ = 0.4V	+50	-	-	Aц
Operating Current	IDD	f _{osc} = 384 kHz VDD = 5V	-	2	4	mA
D/A Accuracy (Internal 10-bit D/A)	VE	Full Scale; VDD = 5V	-	±4	-	LSB
DAOUT Output Impedance	Vor	_	_	100	_	kΩ

PIN DESCRIPTION

Pin Name	Terminal Number	I/O		
S1	1	1		
S ₂	2			
These inputs select the same	mpling data according to Figure 1.			
4B/ <u>3B</u>	3			
Specifies whether 3-bit or bit (ADPCM).	4-bit ADPCM data is to be processed. "H" lev	vel input is 4-bit (ADPCM). "L" level input is 3-		
Do	4			
Dt	5	I		
D ₂	6	I I		
D3	7			
ADPCM data inputs. For 3	B-bit ADPCM data, D_0 input is not used and sh	nould be connected to ground.		
VSS	9	-		
Ground (0 V)				
DAOUT	10	0		
Output for synthesized an shown Figure 2	alog signal. Peak-to-peak swing is proportio	onal to VDD. Typical method of connection is		
T1	12	1		
T ₂	13	1		
IC test pins used at the fa open.	actory for testing purposes only. During no	rmal operations, T_1 is grounded and T_2 is left		
VCK	14	0		
This pin outputs a signal v figure1.	whose frequency is equal to the sampling fre	quency selected by the S_1 , S_2 inputs. See the		

🗖 6724240 0016234 389 🖿

PIN DESCRIPTION (continued)

Pin Name	Terminal Number	I/O I				
RESET	15					
An active high input which initializes the internal circuitry. Internally, the reset pulse is synchronized with the VCK signal. To be effective, it must be true for at least twice VCK time.						
XT	16	l				
<u> </u>	17	0				
Oscillator input and output	for a crystal or ceramic resonator (Figure 3).					
VDD	18					

Power supply pin (Typical +5V)

S1	S2	Sampling Frequency (f _{OSC} =384kHz)	
L	L	4 kHz (f _{OSC} /96)	Note: *1 A 384kHz oscillator can be used
L	н	6 kHz (fosc /64)	to select 4kHz, 6kHz or 8kHz.
Н	L	8 kHz (f _{OSC} /48)	A 768kHz oscillator can be used
Н	н	Prohibited See Note *1	to select 8kHz, 12kHz or 16kHz.

Figure 1



Sound quality is strongly dependent on the characteristic of the low pass filter.

* If the MSM5205 is sent a stream of ADPCM data that causes greater than full scale output, the D/A output will wrap around: from the most positive rail (+5V) to the most negative rail (0.0V)





Figure 3

6724240 0016235215 🔳

DA converter SN ratio improvement method

The accuracy near center of the voice waveform of this LSI may be worse due to the configuration of the DA converter. Therefore, theSN ratio can be improved by shifting the waveform center up or down. This is an extremely effective method for improving the SN ratio of a small signal or improving residual noise during silence (between 2 speech patterns.)

To put it concretely, by adding data before or after the current ADPCM data (voice data), the waveform center can be shifted as shown in Figure 4.

Adding data is as follows:

(A) section			n	(B) section				
0	0	0	0	1	0	0	0)
0	0	0	0	1	0	0	0	, 100 data
		-						

(The ADPCM bit length is 4-bit.)

Since an offset of about 5 mV can be obtained for each 2 samples of data, it is recommended that about 100 samples of data be entered to shift the waveform center about 250 mV.

For 3-bit data, an offset of about 5 mV can be obtained for each data. Therefore, about 50 samples of data is required to be entered to shift the waveform center about 250 mV.

In the (A) section, the waveform center should be shifted up. In the (B) section, the waveform center should be shifted down. The number of data in the (A) section should be the same as that in the (B) section.

When (A) is added before voice data and (B) is added after the voice data, the output waveform is as shown in Figure 4.

Since the dynamic range is narrowed by the shifted area, some data may overflow, causing the voice to be distorted.

If this occurs, decrease the sound level about 20% and analyze the data once again. (For an overflow, see the precautions for ADPCM data creation on the next page.)



Figure 4 Waveform the DA Converter

Note 2: Voice data should be sufficiently small just prior to (B). For voice editing, insert a silence of about 10msec.

6724240 0016236151 🔳

Precaution for ADPCM data creation

When voice is synthesized by the MSM5205 using ADPCM data analyzed by the MSM5218, noise may be generated in the synthesized voice.

The MSM5205 is not equipped with an overflow protection unit in the internal operation circuit even though the MSM5218 is. Therefore, although the MSM5218 produces normal voice, the MSM5205 may cause noise in the composite voice due to an overflow in the data. If this occurs, analyze and create the ADPCM data once again.

An example of a waveform when an overflow occurs and the overflow protection method is as follows :

(1) Waveform when an overflow occcurs

The observation of the output waveform from the DA converter of the MSM5205 on an oscilloscope shows that an overflowed waveform is looped as shown in Figure 5.



Figure 5 Output Waveform When an Overflow Occurs

(2) Overflow protection method

Even if an input waveform is not beyond the dynamic range when the ADPCM data is analyzed by the MSM5218, the output waveform may overflow due to an internal operation error.

Therefore, if the maximum amplitude level of the input waveform when the ADPCM data is analyzed by the MSM5218, is controlled to about 80% of the dynamic range or less (see Figure 6), the output waveform of the MSM5205 will not overflow, causing no noise in the composite voice.



Figure 6 Waveform When the Maximum Amplitude Level of the Input Waveform is about 80% of the Dynamic Range.

42 🖬 6724240 0016237 098 🖬

Figure 7 shows the time chart for MSM5205.



Note 3: See the RESET pin description about RESET timing of the IC internal.

Figure 7

THE FOLLOWING TIMING SHOWS HOW TO APPLY THE RESET



Figure 8 MSM5205 Reset Timing

Figure 9 MSM5218 Reset Timing (8 kHz Sampling Example)

Note 4: The reset signal is latched within the LSI by the reset latch timing. Analysis is commenced by switching the external reset signal from H to L before this timing. Switching is probably best achieved by the leading edge of the VCK signal.

DISTINCTION BETWEEN MSM5218 AND MSM5205

Both Synthesis stages (MSM5218 and MSM5205) work with the same method, however, with the exception that MSM5218 is equipped with an overflow protection.

In other words, when all 12-bit PCM become '1' any further exceeding analog input would cause a data overflow which is caught and re-routed as the MSB in case of MSM5218.

MSM5205 returns to 'all bits zero' when a data overflow occurs.

Therefore, the DA output of MSM5205 is distorted badly.

When MSM5218 is being used to generate ADPCM data for playback on MSM5205, the peak to peak input level to the AD converter should be limited to 80% of the converters maximum input range.

The use of an automatic gain control (AGC) amplifier or a hard limiter is recommended.

6724240 0016239 960 🔳

TYPICAL APPLICATION MSM5205 TO CENTRONICS INTERFFACE CIRCUITS (fsam = 8kHz)

Figure 10 shows the MSM5205 to centronics interface circuit (fsam = 8kHz), and Figure 11

shows that timing chart.

MSM5205 to Centronics Timing Diagram

MSM5205 VOICE SYNTHESIS CIRCUIT EXAMPLE

An example where 256k-bit EPROM are used

linked together is shown in Figure 12. The timing chart for this example is provided in Figure 13.

Figure 12

6724240 0016241 519 🔳

M5205 VCK (0)	
START SW	
M4013 S1	7
M4013 Q ₁ (M5205 RESET)	
M4013 Q ₂ (4 fow order bits)	
$\overline{\Omega_2}$ (4 high order bits)	
M4040 O ₁	
0 ₂	
0 ₁₂	
M4040 O3	
04	

Figure 13